

Q E \ \$ P E R G O \$ R W X M Y X I
FOR SECURITY AND PRIVACY



HOW I LEARNED TO STOP WORRYING AND LOVE HARDWARE TROJANS



SUMMER SCHOOL ON REAL-WORLD
CRYPTO AND PRIVACY
JUNE 2022
CHRISTOF PAAR

MAX PLANCK INSTITUTE FOR SECURITY AND PRIVACY | CHRISTOF PAAR

ACKNOWLEDGEMENT



Nils Albartus



Marc Fyrbiak



Georg Becker



Max Hoffmann



Steffen Becker



Pawel Swierczynski



Carina Wiesen






Agenda

- **Intro & History of Hardware Trojans**
- A Sub-Transistor ASIC Trojan
- FPGA Trojan
- Trojans & Camouflaged Gates
- Hardware Reverse Engineering
- Human Factors in Trojan Design & Detection

HARDWARE TROJANS



“Malicious change to an IC that adds or remove functionality”




Many rather unpleasant “applications”





TROJAN INJECTION & ADVERSARIES SCENARIOS



Hostile hardware blocks ("IP-cores")



during shipment



Built-in by manufacturer

HISTORICAL PERSPECTIVE: COLD WAR



US WWII
M-209 encryption machine



AB Cryptoteknik
by Boris Hagelin



Cold War
C-52 encryption machine



Crypto AG
by Boris Hagelin



HISTORICAL PERSPECTIVE: COLD WAR



alleged cooperation between *Crypto AG* and intelligence services



Strong indication that C-52 was artificially weakened



HISTORICAL PERSPECTIVE: COLD WAR



1986 Berlin bombing
„La Belle discothèque“



retaliatory air strikes
against Libya



HISTORICAL PERSPECTIVE: RECENT YEARS



- 2017: Law enforcement „going dark“ through strong cryptography




James Comey, FBI

- ... crypto backdoors can be „solution“



- Subversion of crypto standards
- Dual ECC random number generator



HISTORICAL PERSPECTIVE: 2019



- How trustworthy is foreign-made equipment?




Backdoors in routers ?



... or in mobile networks?




WHAT ABOUT THE SCIENTIFIC COMMUNITY?



very little work prior to 2005




U.S. DEPARTMENT OF DEFENSE REPORT (2005)



2005 DoD report triggers research on hardware Trojans



HARDWARE TROJANS AND THE SCIENTIFIC COMMUNITY



Agenda



- Intro & History of Hardware Trojans
- **A Sub-Transistor ASIC Trojan**
- FPGA Trojan
- Trojans & Camouflaged Gates
- Hardware Reverse Engineering
- Human Factors in Trojan Design & Detection



WHERE ARE WE WITH “REAL” HW TROJANS?

No true Hardware Trojans in the wild



All examples from academia



Vast majority of publications focus on detection

OUR THOUGHTS



1. *Designing* Trojan could be fun too
2. Especially those that go *undetected*






SIMPLE EXAMPLE: INVERTER TROJAN

millions ... billions of transistors



PMOS TRANSISTOR TROJAN




Unmodified PMOS transistor

Trojan transistor "always 1"



“ALWAYS ONE” TROJAN INVERTER



Q1: Can the manipulation be detected?


Q2: How to build a useful Trojan from here?




DETECTION: SILICON VIEW ON TROJAN INVERTER

Which one has the Trojan?

Original Inverter



“Always 1” Trojan




Dopant changes (very ?) difficult to detect using optical inspection!

“SMALL” REMAINING QUESTION



Q2: Can we build a **meaningful** Trojan using dopant modifications that passes functional testing?

A REAL-WORLD TRUE RANDOM NUMBER GENERATOR (TRNG)




... random numbers generate cryptographic keys for

- secure web browsing
- email encryption
- document certification
- ...






1-SLIDE VERSION OF TRNG TROJAN



- regular: 2^{128} keys
- with Trojan: 2^{32} keys




INSIDE THE RANDOM NUMBER GENERATOR



- 1,000,000,000,000,000,000,000,000,000,000,000,000 possible crypto keys



TROJAN RANDOM NUMBER GENERATOR



CONCLUSION



- Meaningful hardware Trojans are possible without extra logic
- Many detection techniques don't guarantee a Trojan free design!
- more details:
Becker, Regazzoni, P, Burleson, *Stealthy Dopant-Level Hardware Trojans*. CHES 2013

... but the scientific community functions as it is supposed to do:

- Trojan detection is possible w/ scanning electron microscope

Sugawara et al., *Reversing Stealthy Dopant-Level Circuits*.
CHES 2014





Agenda

- Intro & History of Hardware Trojans
- A Sub-Transistor ASIC Trojan
- **FPGA Trojan**
- Trojans & Camouflaged Gates
- Hardware Reverse Engineering
- Human Factors in Trojan Design & Detection



FPGAS = RECONFIGURABLE HARDWARE ... ARE WIDELY USED





CONFIGURATION DURING POWER-UP



Power-up



```
100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```

Configuration file "bitstream"

ALGORITHM SUBSTITUTION ATTACK ON AES



Idea: Replace regular (strong) crypto alg. with a weak one



- trojanizing AES:
1. Find S-Boxes
 2. Replace with weak S-Boxes

```
100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```

AES

most widely used cipher worldwide

```
100101010101010101010100
0011101001011011100000
00010101110100110011
1010110001100101011111
```

AES^T

trojanized version of AES, allowing key extraction etc.

AES DETECTION



luckily, S-box values are **very** unique

8 different real-world AES implementations




Impl.	Architecture	AES	LUTs with S-box logic	S-boxes in memory	Detection
#1	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %
#2	$\frac{1}{4}$ Round	128	0	yes	100 %
#3	$\frac{1}{4}$ Round	192	0	yes	100 %
#4	$\frac{1}{4}$ Round	256	0	yes	100 %
#5	Round-based	128	$(0+4) \cdot 32 = 128$	yes	100 %
#6	Round-based	128	0	yes	100 %
#7	Round-based	128	0	yes	100 %
#8	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %

TABLE IV: Overview of evaluated AES implementations

ALGORITHM SUBSTITUTION ATTACK AND ITS IMPLICATIONS



Attack scenario:
Adversary has (temporarily)
physical access to devices




Storage encryption (cloud etc.)

- Encryption & decryption use same implementation!
- Attacker can recover plaintext without access to k
- *Non-suspicious: data still looks encrypted*



ALGORITHM SUBSTITUTION ATTACK AND ITS IMPLICATIONS



Key-extraction attack

- Assumes temporary device access
- switch S-box and recover key k from CT
- configure original S-box



CONCLUSION



- New attack vector against FPGAs!
- Reconfigurability allows “hardware” Trojans designed in the lab
- Bitstream protection is crucial!
(but not easy, cf. our work at CCS 2011 & FPGA 2013 & USENIX 2020)
- details at:
Swierczynski, Fyrbiak, Koppe, P, *FPGA Trojans through Detecting and Weakening of Cryptographic Primitives*. IEEE TCAD 2015.



Agenda

- Intro & History of Hardware Trojans
- A Sub-Transistor ASIC Trojan
- FPGA Trojan
- **Trojans & Camouflaged Gates**
- Hardware Reverse Engineering
- Human Factors in Trojan Design & Detection




OUR THOUGHTS

*How can we leak an encryption key
without raising suspicion?*

... let's try to hide the key in the IV?



ALGORITHMIC SUBSTITUTION ATTACK ON CBC MODE




Replace with
key-leakage
circuit

Goal 1: Leak encryption key k

Goal 2: Control exploitability

ALGORITHMIC SUBSTITUTION ATTACK ON CBC MODE



Attack


Key recovery: $k = AES_{k_{NSA}}^{-1}(IV')$

Decrypt payload: $x_i = AES_K^{-1}(y_i)$

Real-world problem: IV' doesn't change
(for fixed k)

... let's introduce randomness

VARIANT WITH RANDOM (BUT LOW-ENTROPY) KEY



Attack


$$r \in_R \{0, \dots, 2^\lambda - 1\}$$

FOR $i = 0$ TO $2^\lambda - 1$:

1. $k = AES_r^{-1}(IV')$
2. $x_i = AES_k(y_i)$

(Big) Question: How can we hide the attack circuit?

Basic Elements: Camouflaged Gates with Dummy Inputs



- What a reverse engineer sees:
 $Y = A \text{ or } B \text{ or } C$
- What is actually computed:
 $Y = A \text{ or } C$


Scientific and commercial instantiations are available, e.g., [1,2,3].

[1] Georg T. Becker, et al. "Stealthy dopant-level hardware trojans." *CHES 2013*.
 [2] Bicky Shakya, et al. "Covert gates: Protecting integrated circuits with undetectable camouflaging." *CHES 2019*.
 [3] Rambus. SypherMedia Library (SML) Circuit Camouflage Technology.


Doppelganger in a Nutshell



Build a circuit with 2 functionalities




Cryptographic Coprocessor: Design



CBC Coprocessor: Finite State Machine




let's doppelganger the FSM



Trojanized FSM: Hidden Functionality



only 6 signals have to be connected to dummy inputs.



virtually no overhead

- original: 16,776 ... 16,686 gate eq
- Doppelganger: 16,683 gate eq

Conclusion



- **scary** application of camouflaged gates
- but: Doppelganger has also constructive use in **hardware obfuscation**
- all existing static analysis method for Trojan detection **fail**
- non-invasive **detection** *might* be possible:
 1. fine-grain time measurement of IV generation
 2. if this very Doppelganger is expected, the design can be tested for IV collisions
 - e.g. $\lambda = 32 \rightarrow 2^{16}$ tests until collision
- details:
Hoffmann, P: *Doppelganger Obfuscation — Exploring the Defensive and Offensive Aspects of Hardware Camouflaging*. CHES 2021

Agenda



- Intro & History of Hardware Trojans
- A Sub-Transistor ASIC Trojan
- FPGA Trojan
- Trojans & Camouflaged Gates
- **Hardware Reverse Engineering**
- Human Factors in Trojan Design & Detection

Hardware Reverse Engineering (HRE)



„Reverse Engineering is the process by which a man-made object is deconstructed to reveal its design and architecture or to extract knowledge from the object.“


very relevant in Trojan context:

- Constructively: verification of **Trojan freeness**
- Destructively: **Trojan injection** in 3rd party design




„Malicious Foundry“
cf. DoD Report 2005

STEPS IN HARDWARE REVERSE ENGINEERING






HIGH-LEVEL VIEW ON HARDWARE-RE



SOFTWARE REVERSE ENGINEERING




- Software reverse engineering is very popular and has a very active research community
- Most popular tool: IDA Pro
 - Complete framework for binary analysis
 - Modular (plugins)
- New(ish): GHIDRA by the NSA
- Open-source software available
- Situation for HW RE quite different...





HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30



Complete Netlist Reverse Engineering Framework written in C++

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30


The screenshot shows the GitHub repository for 'emsec/hal'. The repository has 22 watchers, 258 stars, and 30 forks. It features a file browser with a table of files and their commit history. The right sidebar contains repository metadata, including tags like 'reverse-engineering', 'hardware', and 'hal', a 'Releases' section for version 'v2.0.0_doi', and a 'Contributors' section with 12 members.

File	Commit Message	Time
.githubooks	Initial Commit after move to Github	16 months ago
.github	Feature/move gui to plugins (#288)	2 days ago
app	consistency in header files	2 days ago
cmake	fixed numerous memory leaks in core and tests	yesterday
deps	Update spdlog to v1.5.0 (#279)	14 days ago
documentation	Added pydoc for gui	6 months ago
examples	Delete PRESENT_NANGATE.v	9 months ago
include/hal_core	fixed some warnings, improved documentation	yesterday
packaging	Fixed Changelog deploy	8 months ago
plugins	fixed segfault on mac, removed boost from hal:utilities	yesterday
src	fixed some warnings, improved documentation	yesterday
tests	fixed numerous memory leaks in core and tests	yesterday
tools	finished	2 days ago
.clang-format	Initial Commit after move to Github	16 months ago
.gitignore	fixed segfault on mac, removed boost from hal:utilities	yesterday
.gitlab-ci.yml	Feature/move gui to plugins (#288)	2 days ago
.mergify.yml	Fixed mergify configuration	14 months ago
Brewfile	Added graphviz to Brewfile	6 months ago

WHY WE REALLY NEED HAL: NETLIST ANALYSIS



How you might think it looks like...






HW REVERSE ENGINEER RECOVERS SEA-OF-GATES



Netlist



OUR THOUGHTS




Can HW Reversing be **automated** using HAL?





DATAFLOW ANALYSIS – STARTING POINT




- Unprocessed netlist = incomprehensible sea of gates
- What does it do?
- Where to start?

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30



DATAFLOW ANALYSIS – GENERAL IDEA






DANA IN A NUTSHELL

1. Try to identify registers
2. Ignore combinational logic
3. Independently combine multiple small and simple metrics
4. The data decides by itself what the final output should look like




DANA – GENERAL WORKFLOW



A-Priori Knowledge:
Expected Register Size





DANA – PROCESSING PHASE




Pass:
Applies metric to group FFs into register

DANA – PROCESSING PHASE






DANA – PROCESSING PHASE




In the first initial grouping each FF is in its own group/register

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30




DANA – PROCESSING PHASE




In the first initial grouping each FF is in its own group/register

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30







DANA – PROCESSING PHASE




Pass 1 now creates a new grouping, based on the input grouping



DANA – PROCESSING PHASE




Pass 2 may now creates different register(s) depending on the output of pass 1







DANA – PROCESSING PHASE




Pass 2 may now creates different register(s) depending on the output of pass 1



DANA – PROCESSING PHASE




• grouping 2






DANA – PROCESSING PHASE




• grouping 1




• grouping 2

• • •




• grouping k



APPLICATION OF DANA TO DES ENGINE



- DANA generates graphs
- Boxes = register
- Arrows = logic between two registers






DANA'S SECRET WEAPON

DES DETECTION IN STEERED MODE



- **Reverse Engineer** knows/assumes register sizes
- These sizes will be prioritized in the voting
- **For DES:**
 - Key: 56-bit
 - Rounds: 2x 32-bit





CASE STUDY: OPENTITAN

“OpenTitan is the first open source project building a transparent, high-quality reference design and integration guidelines for silicon root of trust (RoT) chips.”



Our Goal: Identify cryptographic primitives in OpenTitan

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30



HYPOTHESIS OPENTITAN

Module	Expected Register Sizes
AES-256	256 (Key), 128 (State)

→ Steering DANA to registers of size: 512, 256, 128

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30




OPENTITAN – RESULTS

DANA identified the following registers:


- 1 x 512-bit
- 4 x 256-bit
- 4 x 128-bit

- There should be a connection between the modules in the dataflow graph



HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30


A CLOSER LOOK ON AES-256




- **Red – 128-bit State Register**
 - Only influenced by itself (round functions) and the key
- **Orange – 256-bit Key Register**
 - Updates itself (key-schedule)
 - Influences the state register
- **Pink – 128-bit Output Register**
 - Influenced by state register
 - Only connection outside of module

HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30

APPLYING FINDINGS TO PLACED NETLIST



HAL & DANA | NILS ALBARTUS, MAX HOFFMANN | 26.08.20 30



Conclusion



- DANA allows **module identification** in unknown designs
- **grouping flip-flops into registers** can give much insights into netlist
 - (... while completely ignoring Boolean logic)
- works well in **data-path driven architectures**
- **not a silver bullet** for all circuits
- more info:

Albartus, Hoffmann, Temme, Aziel, P: *DANA – Universal Dataflow Analysis for Gate-Level Netlist Reverse Engineering*. CHES 2020



Agenda

- Intro & History of Hardware Trojans
- A Sub-Transistor ASIC Trojan
- FPGA Trojan
- Trojans & Camouflaged Gates
- Hardware Reverse Engineering
- **Human Factors in Trojan Design & Detection**

BUT WAIT, HOW DO WE PROCEED AFTER DANA FOUND MODULES?



*“Major role in reverse engineering
humans play”*






OUR THOUGHTS

Let's try to study human factors in HRE!



Model of HRE and Research Gap




Research Questions



- RQ1: Which are the crucial **phases of human sense-making** during HRE?
- RQ2: Which **strategies** distinguish more and less efficient reverse engineers?
- RQ3: Which **cognitive prerequisites** play a role for the success of HRE?
- RQ4: Which hypotheses can be derived for **cognitive obfuscation**?

Exploratory Study






Conclusion

- First step towards a **better understanding** of cognitive processes in HRE
- **Three-phase model**
- **Working memory** might influence HRE (... but this is an **innate** ability)
- Further Research 1:
 - Can HRE be **taught** or do we just have to **pick the “right” people**?
- Further Research 2:
 - **Cognitive Obfuscation**: What are optimum ways to obfuscate circuits?
- more info:

Becker, Wiesen, Albartus, Rummel, P: *An Exploratory Study of Hardware Reverse Engineering – Technical and Cognitive Processes*. SOUPS 2020

Ongoing research: Gamification!



- **General problem:** There are not enough HRE specialist for quantitative studies
- **Solution:** Solve aspects of HRW in a game simulation.



Game Dream Team:
Markus & René

- Solve simple not-so-simple Netlists with gates.

Vouchers for free drinks!



IF YOU LIKE OUR RESEARCH ...

We are always looking for

- visiting scientists
- interns
- PhD Students
- postdocs



THANK YOU VERY MUCH FOR YOUR ATTENTION!

Christof Paar

Max Planck Institute for Security and Privacy